





DIGITAL SYNTHESIZER DS 2



Madil 6	12		465 9 1 6 1 mile	
BATE	BEAWN BY	DIS1888 87	1411	+
71 1 7K	Y de	Thron.		







OUT ADSR VCA	12	A POT.	73
GATE	=	D POT.	=
A POT.	10	=	10
D POT.	9	Ξ	9
=	_		œ
	7	GND	7
=	6	S POT.	6
GNO	5	R POT.	5
S POT.	4	+5Y	4
R POT.	ယ	H H II	ယ
-12V	2	и и и	2
+12V	-	OUT ADSR VCF	-
REFERENCE JI	P	REFERENCE J2	Ž

112	1M ANTILOG.
J2 12 (12 PINS CO	1M ANTILOG.
J2 12PINS CONNECTOR 1	5 K LIN
P-441	1M ANTILOG.
	1M ANTILOG.
J 1 12 12 PINS CON	1M ANTILOG.
J 1 CONNECTOR 1	5K LIN
	1 M ANTILOG.


I


DA IC

DRAWN BY DESIGNE

MODEL

REVISION REVISION





A POT	12	OUT ADSR VCA	73
D POT	=	GĀTE	Ξ
GND	10	A POT	6
GND	9	0 POT	9
GND	8	GNO	8
GND	] ] ]	GND	7
S POT	6	6ND	6
R POT	5	GNO	5
+5V	4	S POT	4
	3	R POT	cu
OUT AOSR VCF	2	-12V	2
		+12V	_
REFERENCE J2	PIZ	REFERENCE J1	2


DWG7


MODEL DS DS
SCHEMA
DATE DRAWN BY
Jippeld: |

DESIGNED BY

DATE


REVISION








DATE SEARCH OF BUILDING BY

H MATERIAL IN












DWG14







DWG17

